BITS, Pilani – Dubai Campus Knowledge Village, Dubai. Second Semester 2003-2004 Comprehensive Examination

Advanced Computer Organization (CS UC 342)

Weightage: 40% Max. Marks: 80.

Date: 07.06.2

Time: 3 Hrs


Note: All questions are compulsory. Write any assumption made with its requirement. Symbols has usual meaning.

| CLU CL | ar meaning. | | | 4 | Symbols II |
|----------|---|---|--|---|--|
| | | | (CLOSED BO | OOK PART) | |
| • | 1 Given the MIPS In | struction forma | t of type: | | |
| | Opcode | Rs | Rt | D: 1 | - |
| | | | " | Displacement | |
| | | | | an represent with exam | |
| 3 | What would be the What are the two k. What is the MIPS condition hold. What is the MIPS C. | ent contains the MIPS Instruction ey principles hele ode to test if varies? | FIVE variables ons generated by ped to built the siables x is less the | ^ 11 | (2) r systems? (2) n branch to label LES |
| | Switch(k) | | 8 - 10101011 | or a smitch statement? | |
| | { | | | | |
| | case 0: $f=i+j$; | | | | |
| | break; | | | | |
| | case 1: $f=g+h$; | | | | |
| | break; | | | • | |
| | case 2: g-h; | | | | |
| | break; | | | | |
| | case 3: i-j; | | | *** | |
| | break; | | | | |
| } | | | | | |
| 6. 7. | Give the Translation a C Program in a fi Here is short loop wh What exactly gets sto | ich produces a r | am, that describ Program runn esult in register | es the Four steps involing on a computer. \$50. What the program | (4) ved in Transforming (3) does as a whole? |
| | | beq \$s3, \$ | Ss4. Loon1 | | |
| | | add \$s0, \$ | s1. \$s2 | | |
| | \mathbf{L}_{0} | op1: sub Ss0 S | eU &e3 | | |
| 8 | Give the first version | of the Multiplica | tion II | diaaram | (2) |
| | SOUTH CHOCKING INTELL | LOCIOLO DV Crive a: | ns, one of the ala | diagram. ocking methodology imp | (2) |
| C | lesign of the Digital C | omputer Archite | cture | cking methodology imp | olemented in the |
| 10. | Draw and explain the | datapath flow o | reanization for | fetching instructions as | (3) |
| | program counter. | a a a p a b i i i i i i i i i i i i i i i i i i | agamization tol | letching instructions at | nd incrementing the |
| 11. | What is the CPI for th | e following code | | | (4) |
| | 11% of stroes instruction | one 40% of D fo | segment, that h | as a mixture of 22% of | load instructions, |
| | instructions And the | number of avela | imai operations | as a mixture of 22% of , 16% of Branch instru | ctions, 2% of jumps |
| . • | Load instructions = 5 | cycles Crams | s for each instru | tions class is has follo | wing: |
| | | | | | is = 4 cycles. |
| | | | | | |
| , | Compare the same C | maximum numb | per of clock cycl | e required for all types | of instructions and |
| | compare the same trot | n the CPI value, | whether the ass | e required for all types signed number of clock | Cycles are correct |

compare the same from the CPI value, whether the assigned number of clock cycles are correct

- 12. What are the eight specialized peripherals available for DSP? What is the use of On-chip peripherals design of DSP?
- 13. Give the different types of processors applications based on increasing cost and increasing volume?
- 14. For the diagram given below, check for the following:

 Whether the given diagram is a datapath for executing the instructions in a single clock cycle or not? What types of basic instructions are executed with the help of below given datapath diagram Explain the given datapath diagram, with respect to the types of basic instruction executed by it.



(Open Book Part)

- 15. What do you mean by FIVE STAGES Pipeline? How many instructions will be executed during any single clock cycle? Explain them in detail with a block diagram. (10)
- 16. Since many instructions are simultaneously executed in pipeline datapath, what are the *Two* basis style of graphical representation of pipelining?
- 17. What are the *Three* different types of Hazards in Pipeline Execution. (2)
- 18. What are the Three portions of an address in a direct-mapped cache or in a set associative cache
- 19. What do you mean by Write Through and Write Back in Cache? Give its advantages. (4)
- 20. What are the *Three* different I/O types are considered in the design of computer organization.

 (3)

BITS, PILANI-DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI.

TEST - II (CLOSED BOOK)

Subject: CS UC 342 - ADVANCED COMPUTER ORGANIZATION

| Duration: 50 mins | |
|--|--------------|
| Date: 02-05-2004 | x Marks: 40 |
| Answer all the Questions: | eightage: 20 |
| 1. Explain Booth's Algorithm with its Hardware block diagram | and give |
| performance. | (8 |
| 2. Compare and contrast the hardware requirements and perform | ance of t |
| three different versions of multiplication algorithms. | (6 |
| 3. Explain and give a neat diagram illustrating the abstract | overview (|
| Implementation of the MIPS datapath as subsets showing the | major |
| functional units and the major connection between them. | (6 |
| 4. With a neat diagram, Explain the datapath for a load and st | ore |
| operations, followed by a memory address calculation to rea | d or writ |
| from memory and then to write the same into the register fi | 10 48 AL- |
| Tiging and the second s | re ii the |
| instruction is load. | (6) |
| 5. Explain with a neat diagram revealing the Hardware / Software | e / IC |
| Partitioning of a cellular Telephone Systems of DSP. | (6) |
| 6. Differentiate between DSP and General Purpose Microprocessor | . (4) |
| 7. Classify the Three Levels of DSP Applications and give examp | |

BITS, PILANI-DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI. SECOND SEMESTER –2004 – TEST -I

COURSE: CS UC342, III YEAR CS

COURSE NAME: ADVANCED COMPUTER ORGANIZATION

DURATION: 50 MINUTES

ANSWER ALL THE QUESTIONS:

DATE: <u>MAKE - 1</u> MAX. MARKS: WEIGHTAGE:

Draw the major blocks of a Pentium Pro die and label the blocks. The die area is 306 m memory is a smaller fraction of the die area, because Pentium Pro is packaged with an exter In the block diagram locate the place and position Micro code control, Instruction decode, Restations, recorder buffer, cache and memory buffer area.

2. Assume that the manufacturing cost of a wafer \$4500 and the defect density is 2.5 pc centimeter, and the wafer radius is 20 cm, die area is 2 cm², Calculate the die per wafer, yield, per die for the die area of 1 cm² and 2 cm².

3. Give the definition and the expression for the following terms: CPU clock cycles, CPU ti Clock cycle time, Performance.

4. An Application program runs in 10 seconds on computer X, which has a 600MHz clock. We a to help a computer designer build a machine, M, that will run this program in 6 seconds. The has determined that a substantial increase in the clock rate is possible, but this increase will a rest of the CPU design, causing machine M to require 1.2 times as many clock cycles as machine this program. What clock rate should we tell the designer to target?

5. Suppose Machine J has a clock cycle time of 1ns and a CPI of 2.0 for some program, and Ma has a clock cycle time of 2ns and a CPI of 1.2 for the same program. Which machine is faster program execution and by how much time?

6. Consider the machine with three instruction classes and they are compiled and executed different compilers and the table given below shows the instruction count for each instruction. Assume that the machine's clock rate is 500 MHz. Which code sequence will execute faster act to MIPS and according to Execution Time?

| Code from | Instruction counts (in billions) for each instruction class | | | | |
|------------|---|---|---|--|--|
| Compiler | A | B | С | | |
| Compiler 1 | 5 | 1 | 1 | | |
| Compiler 2 | 10 | 1 | 1 | | |

7. Answer the following:

a) What are the MIPS Machine Instruction Fields represents, give a brief description of them

| | T | | | | |
|-----|------|-----|----|-------|------|
| Am. | 1 | | | | |
| 00 | re | | | | |
| | A .9 | 1 1 | ra | shame | C |
| | | | | shamt | tunc |
| | | | | | |

b) Categories the MIPS Assembly Language Instructions into FOUR groups and give Assembly code explaining each of the instructions.

c) Illustrate FIVE different MIPS Addressing modes with a neat diagram.