BITS, PILANI – DUBAI CAMPUS

Dubai International Academic City II SEMESTER 2012 - 2013 III Yr ECE / EEE / EIE

Comprehensive Examination

Course No.: EEE / ECE / INSTR C391

Course Name: DECO

Duration: 3 hours

Date: 10 - 03 - 2013

Max. Marks: 70

Clearly indicate the assumptions made if any. All logic used are positive logic

Answer Part A and Part B separately

Calculators are not allowed

PART A

a) Find the 16's complement of (B2FA)_H

b) Convert (B2FA)_H to binary

c) Find 2's complement of the hexadecimal number (B2FA)_H

d) Find the base of number system which satisfies following expression: 54/4 = 13 (1.5 x 4M)

2.a. Construct NOT, OR, AND, NAND and EXOR gates using only positive logic NOR gate

(0.5 + 0.5 + 1 + 1 + 2M)

b. i) Simplify the following boolean expression using boolean algebra

G = xyz + xyz' + x'yz + y'

ii) Represent the following Boolean expression in the two canonic forms SOP and POS


F = (C+D)'+ A'C+ A'B'CD(2 + 4)

3.a) List the PLA programming table for the four bit binary to gray code converter. Optimize the no.of product terms for the PLA.


b) Draw a neat circuit and explain the function of each component of a three input TTL NAND gate circuit with totem-pole output. (4M)

4. a) Explain the operation of following flip flop circuit and develop its truth table

(4M)



b) Construct the state stable and state diagram for the synchronous circuit given below. (5M)




PART B

- 5.a.Use a 4 x 1 multiplexer to implement the following function, assuming that all inputs and outputs are active high. It is required that minimum external logic gates to the MUX be used and that the data select inputs be A and B. Assume A is the MSB; F (A,B,C,D) = π (0,4,5,6,7,8,9,13,15) (4M)
 - b. A combinational circuit is divided into two sub networks N1 and N2 as shown in below.

 Network N1 is described by the truth table given in table 1. Redesign each of these sub networks N1 and N2 using minimum number of two input NAND gates

 (5M)



		,			, _	_ 'ya
Α] B	C	D	Е	F	10
0	0	0	0	1	0	1
0	0	1	1	0	0	1
0	1	0	0	0	0	1
0	1	1	1	1	0	1
l	0	0	0	0	l	
1	0	1	Į	1	1	1
I	1	0	0	1	1	
1	1	1	ĺ	0	1	<u></u>
1 1	0 1 1	0	0	1 0	1 1 1	×

- 6. Given Boolean function F (w, x, y, z) = Σ (0,2,3,4,7,10,15) and don't care terms d (w, x, y, z) = (6,9,11,13) Using K-Map,
 - i)) Identify the Prime Implicants
 - ii) Identify the Essential Prime Implicants
 - iii) Find the reduced expression in the SOP form
 - iv) Implement the function using NOR gates alone

(Assume only true inputs are available)

(5M)

 (4×3)

- 7. Answer any three questions from the following
 - a. Perform the operation -12 x 8 using Booth's algorithm. Verify your answer.
 - b. Explain the block diagram of non-restoration method for division of unsigned integer numbers. Show the step by step working of the division operation with an example 11 + 4.
- c. Draw the block diagram of a full adder circuit using half adders and NAND gates. Also write its Verilog HDL description.

Briefly explain the following

- d. Carry Look Ahead adder.
- e. ROM

12

- 8. a. Design a feedback shift register using D flip-flop to generate six timing signals. Draw its waveform with reference to the clock signal (4M)
- b. Design a synchronous counter which counts states 0,1,3,4,6,7 using T flip flops. Assign don't care values for the unused states. (5M)


It In Corpre DECO.

PART B MS.

10/03/13. Mad Mark; 70.

PARTB: 35 M.

5. Q. T(0,4,5,6,7,8,	9,13,15)= \(\frac{2}{1,2,3,10,11,12,14}\)
ABCD F	
0000	CD 12
00101 C4D	O I 4x1
00111	C
0 1 00 0.	D 31 50
011000	
0 1 1 0	A B
1000	D = C
1010 1 C	E = A PBDC
1011	G=ABBC(PF)C
[[00]	
1/10 1 0: D	$G = (A \oplus B \oplus C) C$
	- ABC+ABC (AB+AB)C.
	= BC



BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 – 2013

Course Code: EEE / ECE / INSTR C391

TEST-2 (Open Book)

Date: 16.05.2013

Course Title: **DECO**Duration: **50 minutes**

Max.Marks:30 Weightage: 15%


Instructions: 1.ANSWER all questions in sequence of their order.

2. Clearly state the assumptions made if any.

3. All questions carry 5 marks each


1. Design a JK flip-flop using T - flip-flop

2. Analyse the following Asynchronous sequential circuit and explain the function. Also draw its state diagram.




3. Design a sequential circuit for the following state diagram using D flip-flop

(Synchronous)




- 4. Develop the PLA programming table of a Full adder circuit and draw the PLD diagram
- 5. Indentify the output binary sequence from the circuit if the initial state of Q_2, Q_1, Q_0 is 101



6. Design an universal Shift Register for the given function table.

Control signals	Function
$(C_1 C_0)$	į
0 0	Clear the register
0 1	Load new data
10	Shift right
11	No change



BITS PILANI, DUBAI CAMPUS

II SEMESTER 2012 - 2013

Course Code: EEE / ECE / INSTR C391

TEST-1

Date: 21.03.2013

Course Title: DECO

Max.Marks:30 Weightage: 15%

Duration: 50 minutes

Instructions: I.ANSWER all questions in sequence of their order.


2. Make assumptions, if any, but explicitly indicate the assumptions made

3. Calculators are not allowed

- 1. Convert the following $(101101.0110)_2 = (-----)_{10} = (-----)_8$
- Simplify the following function using K-map and implement the same using two level 2. NOR gates alone

 $F(A,B,C,D) = \sum (1,3,5,6,7,8,9,) + d(10,11,12,13,14,15)$

- Implement the following function using only two 2 to 4 line active high decoders with 5 enable pin and basic logic gates $F(A,B,C) = \sum (0,1,4,7)$
- Design a half adder using dual 2x1 multiplexer
- 5. Design a full subtractor circuit
- Write the input output truth table of the following logic circuit



Design logical circuit to implement following function using K-Map.

Inpi	Output			
A3	A2	Al	A0	F
1	1	1	1	1
1	1	1	0	1
1	1`	0	1	1
1	1`	0	0	1
1	0`	1	1	1
1	0,	1	. 0	1
Allo	0			

BITS, PILANI - DUBAI CAMPUS

II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

Version B

Course Code: EEE C391/ECE 391/ INSTR C391

Quiz-2

Date: 23.04.2013

Course Title: Digital Electronics and Computer Organization

Max Marks: 10 Weightage: 5%

Duration: 20 minutes

Instructions: 1.ANSWER all questions at the space provided.

2. Make assumptions, if any, but explicitly indicate the assumptions made 3. Questions 1-4 carry one Marks each questions 5-7 carry two marks each.


4.. Write on back side if the space is insufficient.

1. Draw the state diagram of the D flip-flop

2. Convert D Flip-Flop into T flip flop


3. Draw the logic diagram of a JK flip flop with preset and clear using NAND gates

4. **Write the output sequence** of the sequential circuit described by the state diagram shown in figure below for the give **input sequence 101101001**. Assume the initial state is 'c'



BITS, PILANI – DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE


5. For the following input signals shown in the figure, draw the flip flop output waveforms



F

6. Write the Boolean expression for two 2-bit word $(C_1C_0$ and D_1D_0) comparator to give outputs LT, GT and EQ

7. Draw the logic diagram to implement a 2x2 bit multiplier circuit



BITS, PILANI - DUBAI CAMPUS

II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

Version B

Course Code: EEE C391/ECE 391/ INSTR C391

Quiz-2

Date: 23.04.2013

Course Title: Digital Electronics and Computer Organization

Max Marks: 10 Weightage: 5%

Duration: 20 minutes

Instructions: I.ANSWER all questions at the space provided.

2. Make assumptions, if any, but explicitly indicate the assumptions made 3. Questions 1-4 carry one Marks each questions 5-7 carry two marks each.


4.. Write on back side if the space is insufficient.

1. Draw the state diagram of the D flip-flop

2. Convert D Flip-Flop into T flip flop

3. Draw the logic diagram of a JK flip flop with preset and clear using NAND gates


4. Write the output sequence of the sequential circuit described by the state diagram shown in figure below for the give input sequence 101101001. Assume the initial state is 'c'



ID NO:

BITS, PILANI – DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

5. For the following input signals shown in the figure, draw the flip flop output waveforms




6. Write the Boolean expression for two 2-bit word (C₁C₀ and D₁D₀) comparator to give outputs LT, GT and EQ

LT =
$$C_1D_1 + \alpha_1(C_0D_0); \alpha_1 = (C_1 \oplus D_1)$$

 $G_1T = C_1D_1 + \alpha_1(C_0D_0); \alpha_1 = (C_1 \oplus D_1)$
 $FQ = \alpha_1 \cdot \alpha_0; \alpha_0 = (C_0 \oplus D_0)$

7. Draw the logic diagram to implement a 2x2 bit multiplier circuit



AI Ao

BITS, PILANI - DUBAI CAMPUS

II SEMESTER 2012 - 2013 III Yr ECE/EEE/EIE

Version A

Course Code: EEE C391/ECE 391/ INSTR C391

Quiz-2

Date: 23.04.2013

Course Title: Digital Electronics and Computer Organization

Max Marks: 10 Weightage: 5%

Duration: 20 minutes


Instructions: I.ANSWER all questions at the space provided.

- 2. Make assumptions, if any, but explicitly indicate the assumptions made
- 3. Questions 1-4 carry one Marks each questions 5-7 carry two marks each.
- 4.. Write on back side if the space is insufficient.
- Draw the state diagram of the T flip-flop

2. Convert D Flip-Flop into JK flip flop

3. Draw the logic diagram of a JK flip flop with preset and clear using NAND gates


Write the output sequence of the sequential circuit described by the state diagram shown in figure below for the give input sequence 101101001. Assume the initial state is 'c'



BITS, PILANI – DUBAI CAMPUS

II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

5. For the following input signals shown in the figure, draw the flip flop output waveforms



Y

6. Write the Boolean expression for two 2-bit word $(A_1A_0 \text{ and } B_1B_0)$ comparator to give outputs LT, GT and EQ

7. Draw the logic diagram to implement a 2x2 bit multiplier circuit

MS .

BITS, PILANI - DUBAI CAMPUS

II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

Version A

Course Code: EEE C391/ECE 391/ INSTR C391

Quiz-2

Date: 23.04.2013

Course Title: Digital Electronics and Computer Organization


Max Marks: 10 Weightage: 5%

Duration: 20 minutes


n: 20 minutes

Instructions: 1.ANSWER all questions at the space provided.


- 2. Make assumptions, if any, but explicitly indicate the assumptions made 3. Questions 1-4 carry one Marks each questions 5-7 carry two marks each.
- 4. Write on back side if the space is insufficient.
- 1. Draw the state diagram of the T flip-flop




2. Convert D Flip-Flop into JK flip flop



3. Draw the logic diagram of a JK flip flop with preset and clear using NAND gates




4. Write the output sequence of the sequential circuit described by the state diagram shown in figure below for the give input sequence 101101001. Assume the initial state is 'c'



BITS, PILANI – DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

5. For the following input signals shown in the figure, draw the flip flop output waveforms



6. Write the Boolean expression for two 2-bit word $(A_1A_0 \text{ and } B_1B_0)$ comparator to give outputs LT, GT and EQ

7. Draw the logic diagram to implement a 2x2 bit multiplier circuit

NAME:	
NAME:	
	 .,

ID	NO:	



BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 - 2013 III Yr ECE/EEE/EIE

Course Code: EEE C391/ ECE C391/ INSTR C391

Quiz-1

Date: 05.03.2013

Course Title: Digital Electronics and Computer Organization

Max Marks: 10

Duration: 20 minutes

Weightage: 5%

Instructions: 1.ANSWER all questions with most appropriate answer(s), at the space provided.

2. Make assumptions, if any, but explicitly indicate the assumptions made

3. Calculators are not allowed

- Find out the base x of number system if $(101)_x=(26)_{10}$ 1.
- 2. Convert (2345.76)₈ to hexadecimal
- 3. compute $(964)_{BCD} + (751)_{BCD}$

4. Write the missing Gray code

Binary	Gray
	code
0000	0000
0001	0001
1111	

5. Use 2's complement arithmetic to compute 13 – 24.

SET A


BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

6. Simplify the following logic expression using Boolean Algebra P(x,y,z) = x'y + xy' + xyz

- 7. Express the 3-variable Boolean function $F(A,B,C) = \Sigma (2,3,4,6)$ in **maxterms**
- 8. Implement function $Y = AB + \overline{AB}$ by using **only two EX-OR** gates

9. Implement the Boolean function F(p, q, r) = (p+r')(q'+r) using NAND gates alone

10. Write the simplified Boolean expression for the output of the circuit shown in figure below.



 NAME	:		
SETA	3/	 	

ID	NO:	•	

BITS PILANI, DUBAI CAMPUS

II SEMESTER 2012 - 2013

Course Code: EEE C391/ ECE C391/ INSTR C391

Quiz-1

Date:05.03.2013

Course Title: Digital Electronics and Computer Organization

Max Marks: 10 Weightage: 5%

Duration: 20 minutes

Instructions: 1.ANSWER all questions with most appropriate answer(s), at the space provided.

- 2. Make assumptions, if any, but explicitly indicate the assumptions made
- 3. Calculators are not allowed
- Find out the base x of number system if $(101)_x=(26)_{10}$

- Convert (2345.76)₈ to hexadecimal $= \frac{4E5.F8}{1}$
- 3. compute (964)_{BCD} +(751)_{BCD}

Write the missing Gray code 4.

Binary	Gray
	code
0000	0000
0001	0001
1111	

Use 2's complement arithmetic to compute 13 - 24. 5.

$$+13 \rightarrow 001015$$

 $+24 \rightarrow 011000$
 $-24 \rightarrow 101000$
 $-14 (1)10101$
 $26 \rightarrow 001011 = 11$

NAME:	
-------	--

ID NO:	
ID NO:	

SET A

BITS PILANI, DUBAI CAMPUS

II SEMESTER 2012 - 2013 III Yr ECE/EEE/EIE

6. Simplify the following logic expression using Boolean Algebra $P(x,y,z) = x^2y + xy^2 + xyz$

7. Express the 3-variable Boolean function
$$F(A,B,C) = \Sigma(2,3,4,6)$$
 in maxterms = $\Pi(O,1,5,7)$ = $(A + B + C)$, $(A + B + C)$, $(A + B + C)$. $(A + B + C)$

8. Implement function $Y = AB + \overline{AB}$ by using only two EX-OR gates


$$AB + \overline{AB} = \overline{A \cdot B + AB} = \overline{A \oplus B}$$

$$A \oplus B = \overline{A \cdot B + AB} = AB + \overline{AB}$$

$$A \oplus B = \overline{A \cdot B + AB} = AB + \overline{AB}$$

9. Implement the Boolean function F(p, q, r) = (p+r')(q'+r) using NAND gates alone

10. Write the simplified Boolean expression for the output of the circuit shown in figure below.



RIABET	
NAME:	•
	 .,

SET 8

BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 - 2013 III Yr ECE/EEE/EIE

Course Code: EEE C391/ ECE C391/ INSTR C391

Quiz-1

Date:05.03.2013

Course Title: Digital Electronics and Computer Organization

Max Marks: 10

Duration: 20 minutes

Weightage: 5%

- Instructions: 1.ANSWER all questions with most appropriate answer(s), at the space provided.
 - 2. Make assumptions, if any, but explicitly indicate the assumptions made
 - 3. Calculators are not allowed
- 1. Find out the base x of number system if $(101)_x=(37)_{10}$
- 2. Convert (5432.67)₈ to hexadecimal
- 3. compute (867)_{BCD} +(751)_{BCD}

Write the missing Gray code

Binary	Gray
	code
0000	0000
0001	0001
1010	

5. Use 2's complement arithmetic to compute 31 - 42.

NAME:	٠
14171.771	 ,

ID NO.			
	ID NO:		

SET 🚱

BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE


SET B

6. Simplify the following logic expression using Boolean Algebra P(x,y,z) = x'y + xy' + x'y'z

- 7. Express the 3-variable Boolean function $F(A,B,C) = \pi (2,3,4,6)$ in minterms
- 8. Implement function Y=A'B + AB' by using only two EX-NOR gates

9. Implement the Boolean function F(p, q, r) = (p+r')(q'+r) using NAND gates alone

10. Write the simplified Boolean expression for the output of the circuit shown in figure below.





			ID NO:	;
BITS P	ILANI, DL 2012 – 2013			
		Quiz-1 ion	٨	te:05.03.2013 //ax Marks: 10 //eightage: 5%
s assumptions, it arry, bu	it explicitly ind	iate answer(s), at icate the assumpt	the space provide	-
se x of number syster			<u>x = 6.</u>	Δ*
7) _s to hexadecimal	lolloc	010 010.	110/11) =	BIA.
,+(751)ecn 1 t	1	10 0111		
·		, ,	-	767
		• •)	1618
Gray code	1100	001 10	00/	
			÷ .	
arithmetic to compute			011111	1
	+ 2	$42 = 0$ $1_{c} - 42 = 1$	01011	
		-> 1	11010	1 - Me 9
	20	2 = 0	00101	1 = - 1
	Il SEMESTER : 891/ ECE C391/ INSTR Cilectronics and Comput VER all questions with ne assumptions, if any, bu iculators are not allor ise x of number system 67)8 to hexadecimal 6+(751)8cb C Gray code	Il SEMESTER 2012 – 2013 1991/ ECE C391/ INSTR C391 Ilectronics and Computer Organization VER all questions with most appropriate assumptions, if any, but explicitly indiculators are not allowed Isse x of number system if (101) _x =(3 -x +1 = 17) ₈ to hexadecimal 0 00 O 10 O 10	Il SEMESTER 2012 – 2013 III Yr ECE/EB 1891/ ECE C391/ INSTR C391 Quiz-1 Ilectronics and Computer Organization VER all questions with most appropriate answer(s), at e assumptions, if any, but explicitly indicate the assumptional indicates are not allowed Ise x of number system if $(101)_x=(37)_{10}$ $x + 1 = 37$; 17) ₈ to hexadecimal $ 01 000 010$ $ 01 000 011 000$ Gray code $ 01 000 010$ Gray code $ 01 000 010$ $ 01 000 010$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$ $ 01 000 011$	BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE 1911 ECE C391/ INSTR C391 Quiz-1 Da Idectronics and Computer Organization VER all questions with most appropriate answer(s), at the space provide e assumptions, if any, but explicitly indicate the assumptions made loculators are not allowed Isse x of number system if $(101)_x=(37)_{10}$ $\chi=6$. $\chi+1=37$, $\chi=6$. χ

5.

NAME:				
TY/APIL:	 	 	 	,

ID NO:	
10110.	

SET B


BITS PILANI, DUBAI CAMPUS II SEMESTER 2012 – 2013 III Yr ECE/EEE/EIE

SET B

6. Simplify the following logic expression using Boolean Algebra P(x,y,z) = x'y + xy' + x'y'z

- 7. Express the 3-variable Boolean function $F(A,B,C) = \pi (2,3,4,6)$ in minterms = 2(0,1,5,7)= ABC + ABC + ABC + ABC
- 8. Implement function Y=A'B + AB' by using only two EX-NOR gates $A^{\dagger}B + AB = ABB$.

9. Implement the Boolean function F(p, q, r) = (p+r')(q'+r) using NAND gates alone



10. Write the simplified Boolean expression for the output of the circuit shown in figure below.

