
013
Date: 8.06.2013
Max Marks: 60
Weightage: 30%
-

Note: This question paper contains 6 questions and 4 pages.. Answer all Questions. Assume suitable data if required.

Q1(a) By applying Superposition Principle determine the output voltage for the circuit shown in Fig.1 if $V_1 = 2V$, $V_2=1V$ and $V_3=1V$..



[5M]

(b) An op-amp using IC741 is connected as a Non-inverting amplifier with $R_1(connected\ between\ pin\ 2\ and\ ground)$ =1k Ω and R_F = 10K Ω .Draw the circuit diagram and assume that the IC 741 OP AMP Connected in the circuit has the following parameters:

A=200,000, R_{in} = 2M Ω , Ro =75 Ω ,Supply voltage = ±15V Find the voltage gain with feedback, input resistance with feedback and output resistance with feedback for the above amplifier.


[3M]

(C) Implement the following expression

$$V_0 = 2 \cdot [(V_1 + V_2) - (V_3 + V_4)]$$

Using only two inverting op-amps. Assume that the inputs V_1,V_2 V_3 and V_4 cannot be modified before they are applied to the op amp inputs. The input resistance for the op amp circuit is required to be $10k\Omega$. The opamp supply voltages are $\pm 10V$.All the applied inputs are in volts. Draw the complete circuit diagram.

[4M]




3(a) With respect to signal conditioning circuit using RTD, answer the following question: Connect RTD (Resistance Temperature Detector of platinum type (Pt-100)) in one arm of the wheatstone DC bridge circuit which has temperature variations of 50°C-90°C. Design a suitable signal conditioning circuit using whetstones bridge and op amp which can give 0-4V output for a temperature range of 50°C-90°C. Use temperature Co-efficient for RTD (\propto) = 0.0034/°C. Dissipation Constant of RTD (P_D)=30mW/°C. The error due to self-heating of RTD should not exceed 1°C.Assume supply for DC bridge circuit as 5V. Resistance at 0°C(R₀) for [8M] platinum type RTD is equal to 100Ω . Draw the output waveform if $Vi = 5Sin \omega t$ is applied to the input of the [2M] squarer circuit and the output passed through a DC blocking capacitor Q4(a) An op-amp based voltage regulator is shown in Fig. 4. The zener diode is designed to operate at 10 V, 0.5 A. In the circuit, $R_1 = 20 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$. Assuming that the op amp is ideal, determine the following: output voltage, Vo, minimum input voltage V_{in} (Assume V_{CE}=0.2V) (ii) the value of R₃ based on minimum V_{in} If the op amp is not ideal with an open loop gain of 1000, by how much will the output voltage Vo change? [5M] Fig. 4 Realize log and antilog amplifiers using opamp, transistor and resistors. (b) Show how log and antilog amplifiers can be used as a building block to obtain an output waveform y=ab where a and b are independent input [3M]waveforms.


Q5(a	Design the circuit diagram of IC 723 based positive voltage regulator give +8V output at 200mA. Incorporate short circuit protection currel limit circuit to operate at 400mA. Find all resistor values .Calculate the wattage and specify the type of resistors. Assume C=500pF,R ₁ =1kl (connected between pin3 and pin4)and V _{ref} =7V.Draw the complet circuit diagram.	nt eir Ω
(b	In Class A power amplifier, the total collector current is given by $i_c = (2.3)(2 + V_{in})^3$ mA	
	where the input V_{in} (in mV) = $10\sin\omega t$. Determine the quiescent collector current, average collector current and the total harmonic distortion for the power amplifier. Given $\sin 3\theta = 3\sin\theta - 4\sin^3\theta$	[5M]
Q6(a)	Compute the transfer function $G(s) = \frac{V_{out}(s)}{V_{in}(s)}$ for the circuit shown in Fig.5	
	$R_{1} = 11.3 \text{ kg}.$ $R_{2} = 22.6 \text{ kg}.$ $R_{3} = R_{4} = 68.1 \text{ kg}.$ $C_{1} = C_{2} = 0.01 \mu\text{F}$ $V_{in}(s)$	
		[8M]
	Fig. 5	
İ	Positive or regenerative feedback is an essential characteristic of all oscillator circuits. Why, then, do comparator circuits utilizing positive feedback not oscillate? Instead of oscillating, the output of a comparator circuit with positive feedback simply saturates to one of its two rail voltage values. Explain this	[2M]

ANALOGI ELECTRONICS

(1) (1)



V, alone V2=0 V3=0,




$$V_{01} = \left[1 + \frac{R}{(R/4)} \right] \left[\frac{2R}{2R + 2R} \right]$$

$$= 5 \cdot \frac{1}{2} V_{1} = 2.5 V_{1}$$

$$V_{1} = 0 \quad V_{3} = 0$$





$$V_{0R} = \left[1 + \frac{R}{(R/4)}\right] \left[\frac{4/_{3R}}{4R + 4/_{3R}}\right] V_{2}.$$

$$= 5 \cdot \frac{4/3}{16/3} = 1.25 V_2$$

Consider V3 alone V, and V2 both Zero.

$$V_{3} = V_{R} = 0.$$

$$V_{4} = V_{R} = 0.$$

$$V_{03} = -R/R V_{3}$$

$$V_{03} = -V_{13}$$

$$V_{13} = -V_{13}$$

$$V_{14} = V_{15} = 0.$$

mode B des at ground potential as input current of op-amp is zero. while node A is also at ground potential $V_A = V_B = 0$.

$$V_{0} = 2.5(20) + 1.25(1) - 1.$$

$$V_{0} = 3.25V$$

$$V_{0} = 5.25V$$

$$V_{0} = 5.25V$$

$$P \Rightarrow \frac{R_1}{R_1 + R_P} = \frac{1 k \Lambda}{(1 + 10) \times 10^3} = 0.0969$$

$$ACL \Rightarrow \frac{200,000}{1+200,000\times00009} \Rightarrow 10.99.2$$

$$A_{CL} = \frac{200,000}{1+200,000 \times 6.0909} = \frac{10.992}{110}.$$

$$Right = 2 \times 10^{6} (1+2 \times 16 \times 6.0909)$$

$$= 3.64 \times 10^{-11} L (or) 36.36 GeV.$$

$$= (1M)$$



For A use an inverting of comp Blage

V1 o W Ry lota.

$$V_2$$
 o W V_3 V_4 V_5 V_6 V_7 V_8 V_8 V_8 V_8 V_8 V_8 V_8 V_8 V_8 V_9 V

$$V_{01} = -(V_1 + V_2)$$
 ___(IM)

$$V_1$$
 o W_1 V_2 V_3 V_6 V_8 $V_$

$$V_{02} = -\frac{R_{1}}{R_{1}} V_{01} - \frac{R_{2}}{R_{2}} V_{3} - \frac{R_{3}}{R_{3}} V_{4}.$$

$$= -\frac{20kn - (eV_{1} + V_{2})}{10kn} - \frac{20kn}{10kn} V_{3} - \frac{20kn}{10kn} V_{4}.$$

$$= -\frac{10kn}{10kn} - (1m)$$

$$= -\frac{20kn - (eV_{1} + V_{2})}{10kn} - (V_{3} + V_{4})$$

$$\frac{1}{4R,C1} = \frac{1}{4R,C1} = \frac{1}{4} \frac{1}{12x10^3xC_1} = \frac{100x10^3}{100x10^3}$$

$$\frac{1}{2} = \frac{1}{4x12x10^3x10x10^3} = \frac{2.5x10^{-10} f}{(2M)}$$

$$\frac{1}{5} = \frac{8f_0}{V} = \frac{8x100x10^3}{[6-(-6)]}$$

$$= \frac{8x100x10^3}{[6-(-6)]} = \frac{66.67\text{M}}{2x(3.6x10^3xC_2)}$$

$$= \frac{1}{2x(3.6x10^3x6x^2)}$$

$$= \frac{66.67x10^3}{2x(3.6x10^3x6x^2)}$$

$$= \frac{66.67x10^3}{2x(3.6x10^3x6x^2)}$$

$$= \frac{66.67x10^3}{2x(3.6x10^3x6x^2)}$$

$$= \frac{1}{2x(3.6x10^3x6x^2)}$$

$$= \frac{1}{2x(3.6x10$$

feel derivation - (3 M)



Successive Approximation ADC.


Dual slope integrating ADC.

Half planh ADC.

Pipelisted ADC.

Tracking on Servo ADC.

Delta-sigma ADC.



(3)(a) $38=72 \pm 31 \text{ kn}$ 200 N 200 N 100 N

 $= 100 \left[1 + 6.0034 \left(501 \right) \right] = 1170$ $R90 = 100 \left[1 + 0.0034 \left(901 \right) \right] = 130.60$ $\Delta T = P/PD = 1^{\circ}C. \Rightarrow \frac{30mW}{30mW} = 1^{\circ}C.$

P = 30MW=IXR.

 $30\times10^{3} = 1^{2} \times 1170$. $30\times10^{3} = 1^{2} \times 1170$. $30\times10^{3} = 10.0160$. IM

$$V_{R56} \Rightarrow 16x16^{-3} \times 117.$$

$$\Rightarrow 1.873 \vee .$$

$$R_3 = \frac{5 - 1.813}{16 \times 10^{-3}} = 195.41$$
 .

$$R_3 = R_2 = 200 \, \text{n}$$
. (1M)

$$= \frac{130.6}{330.6} \times 50 - \frac{117}{117 + 200} \times 50$$

$$= 0.1302 \text{V}.$$

Paridge output for SD-90' => 0.1362 V.


Vi = 5 sinut.

Vi2 = 25 sin2wt.

 $\frac{25}{2} \left[1 - Ces 2wt \right]$

when Paned through a DC blocking Capacitor.

Vo = '-12.5 cos 2 w E.



@ @

V0=-12.5 Cos 2WB. _اس

-12.5. **O** ·

-12.5 7/4

_12.48. 1/2

$$(i) V_{+} = V_{z} = 10V \implies V_{-} = 10V \text{ (ideal of amp)}$$

$$10 = \frac{V_0}{R_1 + R_2} \times R_2 \quad V_0 = 30V$$
 (1M)

(in For the Volbage regulator to operate with minimum Vin the pan transister should be in saturation VCE = 0,2V.

$$III IR_3 = \frac{30.2 - 10}{R_3} = 0.5A$$


If the op-any is not ideal

$$V_0 = (V_+ - V_-) \times A + 0.7$$

$$V_{-} = \frac{V_{0}}{R_{1} + R_{2}} \times R_{2} = \frac{V_{0}}{3}$$

$$V_0 = \left(10 - \frac{V_0}{3}\right) \times 1000 + 0.7$$

$$V_0 \left[1 + \frac{1000}{3}\right] = 10^{\frac{1}{10}} + 0.7$$




5(a) $V_0 = +8V$ $I_L = 200 \text{mA}$ $J_{SC} = 400 \text{mA}$ Here output is more than $7V \otimes I_L$ is more than 150 mA Positive high Voltage high Current regulator $V_0 = V_{reb} \left(\frac{R_1 + R_2}{R_2} \right)$ $g_1 = 7 \left(1 + \frac{R_1}{R_2} \right)$ $g_2 = 7R_1 R_1 = 160L$ $R_2 = 7k\Lambda$. (pm)

 $R_{SC} = \frac{0.6}{4\pi \times 10^{-3}} = \frac{0.6}{4\pi \times 10^{-3}} = 1.5 \text{ } - \frac{\text{CM}}{2}$ $R_{3} = R_{1} 11R_{2} = 875 \text{ } .$ IM



=)
$$(400 \times 10^{-3})^2 \times 1.5$$

$$P_1 = I^2 R_1 = (1 \times 10^{-3})^2 \times 1 \times 10^3 = 1 \text{ mW}.$$
 $P_2 = I^2 R_2 = (1 \times 10^{-3})^2 \times 7 \times 10^3 = 7 \text{ mW}.$
 $P_3 = I^2 R_2 = (1 \times 10^{-3})^2 \times 7 \times 10^3 = 7 \text{ mW}.$
 $P_4 = I^2 R_2 = (1 \times 10^{-3})^2 \times 7 \times 10^3 = 7 \text{ mW}.$
 $P_4 = I^2 R_2 = (1 \times 10^{-3})^2 \times 7 \times 10^3 = 1 \text{ mW}.$



(b)
$$i_{C} = (2.5)(2 + V_{in})^{3} m A$$
.
 $= 2.7 \left[8 + 12 V_{in} + 6 V_{in}^{2} + V_{in}^{3} \right]$
 $= 2.6 + 3.6 V_{in} + 15 V_{in}^{2} + 2.5 V_{in}^{3}$

5(b) ic = (2.3) (2+Vi)3. $=)(2.3)[8+12V_{in}+6V_{in}^{2}+V_{in}^{3}]$ => 18.4+27.6 Vin +13.8 Vin +2.3 Vin 3. Vin = losinul. = 18.4 + 27.6 (10 Siow L) + 13-8 [inx (1-Cos 2mb)] +2.3(16)3 3 Sinwt- 4 sin3wt = 18.4 +276 Smalt + 690-690 Con2WE +1725Sin4E-575Sin3WE =708.4 +2001 Sin WE- 690602WE-575Sin3WE Jav = 708.4m. Jea = 18.4mA. T-H.D= /(696)2t(575)2 THD = 44.88%. — (3M)



b(a) R_3 V_2 V_3 $V_{in}(s)$ $V_{in}(s)$

At rude 1

$$\frac{V_{1}(S)}{R3} + \frac{V_{1}(S) - V_{out}(S)}{R_{4}} = 0.$$

$$\left(\frac{1}{R_{3}} + \frac{1}{R_{4}}\right)V_{1}(S) = \frac{V_{out}(S)}{R_{4}} - -\frac{Q_{9}n(I)}{R_{4}}$$

At node
$$V_3$$
. $V_3 = V_1$.

 $V_3(S) - V_2(S) + \frac{V_3(S)}{I/C_1 S} = 0$. $V_3(S) = \frac{1}{R_2} + C_1 S V_2(S) = \frac{1}{R_2} V_2(S) - \frac{R_2}{R_2} V_2(S) = \frac{1}{R_2} V_2(S) - \frac{R_2}{R_2} V_2(S)$

At node V_2 . $V_2(S) - V_m(S) + V_2(S) - V_1(S) + \frac{V_2(S) - V_{out}(S)}{R_2} = \frac{V_2(S) - V_{out}(S)}{C_0 S}$

Jom (1)

$$\left(\frac{R_4+R_3}{R_3R_4}\right)$$
 $V_{L}(0) = \frac{\text{Vout}(S)}{R_4}$

$$V_{l}(S) = \frac{\sqrt[4]{R_4}}{\frac{R_3 + R_4}{R_3 R_4}} V_{out}(S)$$

$$V_{1(S)} = \frac{R_3}{R_3 + R_4} \quad Vout(S)$$

--- egn (4)

From egn (2)

$$V_{2}(S) = R_{2} \left[\frac{1}{R_{2}} + c_{1} S \right] V_{1}(S).$$

= $\left[1 + R_{2} c_{1} S \right] V_{1}(S).$ = eqn(5)

and with egn 4 Sub V, (S) in the ophne of n(5)

$$V_{2}(S) = \frac{R_3[1+R_2C_1S]}{(R_3+R_4)} V_{OUT}(S)$$

By rub (3)

Sub egn (4) le egn (6) is egn (3).

$$= \frac{1}{(R_1 + \frac{1}{R_2} + c_2 s)} \frac{R_3 (1 + R_2 c_1 s)}{(R_3 + R_4)} V_{out}(s)$$

$$=) \left[\frac{1}{R_{1}} + \frac{1}{R_{2}} + C_{2}S \right) \cdot \frac{R_{3} (1 + R_{2} C_{4}S)}{R_{3} + R_{4}} - \frac{1}{R_{2}} \frac{R_{3}}{R_{3} + R_{4}} - C_{2}S \right] V_{GM}(S)$$

$$\frac{V_{\text{out}}(s)}{V_{\text{ini}}(s)} = \frac{1}{R_1 \left[\left(\frac{1}{R_1} + \frac{1}{R_2} + C_2 s \right) \right]} \frac{R_3 \left(1 + R_2 C_1 s \right)}{R_3 + R_4}$$

$$- \frac{1}{R_2} \cdot \frac{R_3}{R_3 + R_4} - C_2 s$$

$$G(S) = \frac{7.83 \times 10^{7}}{S^{2} + 1.77 \times 10^{4} S + 5.87 \times 10^{7}}$$
(8M)

6(5) Positive feedback is oscillator Circuits always Phase shifted.

positive feedback in Comparation Corcuits has no phase shift at all being direct Coupled — (2M)

BITS, PILANI – DUBAI SECOND SEMESTER 2012 – 2013 THIRD YEAR – ECE

Course Code: ECE C364

Course Title: Analog Electronics

Duration: 50 Minutes

Component: Test II (Open Book)

Date: 6.05.2013 Max Marks: 30

Weightage: 15%

Note: This question paper has 4 questions and 2 pages. Answer all Questions. Semi log graph sheet is provided along with question Paper. Assume suitable data if required

Q1 The cut off frequency of a certain second order Butterworth low pass filter is **2KHZ**. Assume all the capacitor values to be **0.01μF** and feedback resistance R_f connected between pin2 and pin6 of op amp as **15.83kΩ**. Draw a schematic of the circuit and determine suitable values of all resistors used in the filter design. Also draw the frequency response of the filter by expressing gain in decibels for frequencies of 100Hz, 200Hz, 1000Hz, 2000Hz and 10,000Hz and find cut off frequency from the frequency response plot.

(10 Marks)

Q2 Draw a schematic of an op amp based RC phase shift oscillator. The phase shifting network is made of 3 identical RC sections. The op amp has a maximum input bias current of I_b =50nA. Assume that the maximum current through the feedback resistor R_f = 100 I_b and the supply voltage for op amp is 12V. Design the oscillator circuit for an output frequency of 2KHZ. Determine all component values required. (7 Marks)

P.T.O

- Q3 Design an IC555 timer circuit such that a control door is set to open for duration of **0.7msec** after a trigger signal is received. The dc voltage available for the IC is **15volts**. Assume a charging capacitor of **0.1μF**. Draw the complete circuit diagram and determine all external component values used. Modify the above circuit such that the **0.7msec** opening of the door is repeated after every **0.23msec**. Determine the values of any additional components used. (7 Marks)
- Q4 Design a full wave precision rectifier using **three** op amps and draw the necessary waveforms at the output of each op amp. Assume **V**_{in} = **4Vp-p** sinusoidal input with frequency of 1KHZ. (6 Marks)

[PAGE 2]

2 - 100 him cup!

THIRD YEAR - ECE SECOND SEMESTER 2012 - 2013 IABUQ - INAJI9, STIB

Stos.30,8 :etsQ

Weightage: 15% Max Marks: 30

Course Title: Analog Electronics Course Code: ECE C364

Duration: 50 Minutes

ag

Component: Test II (Open Book)

Paper. Assume suitable data if required Questions. Semi log graph sheet is provided along with question Note: This question paper has 4 questions and 2 pages. Answer all

Signal Chidad - Cim]

8.745 Frequency response plot. CHI diag - Cim]

R=7.957 Ling

R=27.013 br. Cim]

R=27.013 br. Cim] 1000Hz, 2000Hz and 10,000Hz and find cut off frequency from the the filter by expressing gain in decibels for frequencies of 100Hz, 200Hz, all resistors used in the filter design. Also draw the frequency response of 15.83kQ.Draw a schematic of the circuit and determine suitable values of resistance Rt connected between pin2 and pin6 of op amp as is 2KHZ. Assume all the capacitor values to be 0.01µF and feedback Q1 The cut off frequency of a certain second order Butterworth low pass filter

op amp is 12V. Design the oscillator circuit for an output frequency of current through the feedback resistor $R_f = 100 I_b$ and the supply voltage for a maximum input bias current of I_b=50nA. Assume that the maximum phase shifting network is made of 3 identical RC sections. The op amp has Q2 Draw a schematic of an op amp based RC phase shift oscillator. The

1 3184-1 = 4.28 hr. (or),

1 3184-1 = 4.28 hr.

1 3184-1 = 4.28 hr.

1 3184-1 = 4.28 hr. [M] Nold86.7.58660 [IM] R=75.8660 [IM] [WI] VWJ. Z= . 7


2KHZ. Determine all component values required.


E 90.0 1011 855-1 1-8-5-1

(7 Marks)

duration of **0.7msec** after a trigger signal is received. The dc voltage duration of **0.7msec** after a trigger signal is received. The dc voltage available for the IC is **15volts**. Assume a charging capacitor of **0.1µF**. Draw the complete circuit diagram and determine all external component values used. Modify the above circuit such that the **0.7msec** opening of the door is repeated after every **0.23msec**. Determine the values of any additional components used.

Design a full wave precision rectifier using three op amps and draw the necessary waveforms at the output of each op amp. Assume $V_{in} = 4Vp-p$ sinusoidal input with frequency of 1KHZ. (6 Marks)





BITS, PILANI - DUBAI CAMPUS

SECOND SEMESTER 2012-2013 THIRD YEAR ECE TEST1 (CLOSED BOOK)

Course Code: ECE C364

Date: 18.03.2013

Course Title: ANALOG ELECTRONICS

Weightage:15%

Duration:50Minutes

Max Marks: 30

Note: This question paper has 2 Pages & 6 questions. Answer all questions.

- Draw the necessary circuit diagram for differentiator circuit and find out the output voltage if a sinusoidal voltage of peak value 6mV and frequency of 1KHZ is applied to the input of a differentiator circuit. Consider feedback resistor R_F =56KΩ and C = 1μF. Sketch the input and output waveforms. [5M]
- 2. A common emitter npn transistor has β =80.The collector terminal is connected to a 10V power supply through a resistor R_c =5K Ω .A dc bias of 1V is applied to the base terminal through a resistor R_B =2K Ω &the emitter terminal is connected to ground through an emitter resistor 1K Ω .The transistor is in the active mode of operation. Assume V_{BE} =0.7V.Draw the necessary circuit diagram and determine I_C , I_B & V_{CE} .

3. An amplifier has open loop gain A=60dB and output impedance $Z_0 = 8k\Omega$. A negative

feedback when provided to this amplifier modifies its output impedance to $Z_{of} = 500\Omega$.

Determine the feedback factor.

[5M]


4. Design a suitable circuit using **three** ideal op amps and resistors to implement the following expression:

$$V_o = (2v_1 + v_2 - 4v_3)$$


Where V_o is the output voltage $\&+v_1$, $+v_2$ and $+v_3$ are dc inputs.

[5M]

5. For the circuit shown in Fig.2, design suitable values of resistors (R_4 , R_{5min} and R_{5max}) tohave variable differential gain in the range of 5 to 200. Use R_5 as $50K\Omega$ potentiometer. Assume $R_F = R_1 = 10K\Omega$. [5M]



6. For the circuit shown in Fig.3, derive an expression for differential voltage gain and comment on your answer. [5M]



.....END OF PAPER.....

ANSWERING SCHENE

> (2M)

____ (IM)

> (IM)

$$|AD| = \left[1 + \frac{2R_4}{R_5}\right] \left[\frac{R_F}{R_1}\right]$$

Given R5 = 50 Kn Potentioneter RE=RI=10KN.

$$\frac{V_0}{V_B - V_A} = \left[1 + \frac{2R_4}{R_5} \right] \left[\frac{R_F}{R_1} \right]$$

$$Ab = 1 + \frac{2R_4}{R_5}$$

$$ADNM = 1 + 2R4$$
 R_{5max}

$$5 = 1 + \frac{2R_4}{50 \text{ kg}}$$

50knx5 = 50kn+2R4

$$200 = 1 + 2 \times 100 \times 16^{3}$$

 $200 = 1 + 2 \times 100 \times 10^{3}$ $R_{5} \text{ min} = 1 + 200 \times 10^{3}$ $R_{5} \text{ min} = 1 \text{ ks.}$



First stage - non inverting amplifier

$$V_{C} = \left[1 + \frac{R_{3}}{R_{2}} \right] V_{B}$$
. eqn 1

second stage - difference amplifier.

apply superposition Principle

with VA acting alone Vc = 0.

VB actions alone

 $\frac{P_2}{R_2+R_3}$

$$= \frac{-R_F}{R_1} \times R_2 \left[1 + \frac{R_3}{R_2} \right] V_B + \left[1 + \frac{R_F}{R_1} \right] V_A.$$

 $R_1 = R_3$ $R_2 = R_F$.

$$= \frac{1}{R_1} \left[\frac{R_2 + R_3}{R_2} \right] V_B + \left[\frac{1 + R_F}{R_1} \right] V_A.$$

$$\Rightarrow -\frac{R_{F}\left[R_{F}+R_{I}\right]}{R_{I}R_{F}}V_{B}+\left(1+\frac{R_{F}}{R_{I}}\right)V_{A}.$$


$$V_{o.} = \frac{1 + \frac{R_F}{R_I}}{V_{o.}} \left(V_{A} - V_{B} \right)$$

$$= \frac{1 + \frac{R_F}{R_I}}{(V_{A} - V_{B})}$$

Differential Voltage Jain for a difference amplifier with two op-amps will be same as that obtained for the non-inverting amplifies.

=>
$$-56 \times 10^{3} \times 1 \times 10^{6} \frac{d}{dt} \left[6 \times 10^{3} \text{ sin} \right]$$

$$(2 \times 1000) t$$



$$\frac{1}{2} \sum_{k=1}^{\infty} \frac{1}{k} \sum_{k=1}^{\infty} \frac{1}$$

$$1 = 1 \times 10^{3} \times (813.4 \text{ VBE} + \text{IB} \times 2 \times 10^{3}).$$


$$(1-0.7) = \left[1 \times 10^{3} \times 81 + 2 \times 10^{3}\right] \text{IB}.$$

$$IB = \frac{6.3}{1 \times 10^{9} \times 81 + 2 \times 10^{9}}$$

$$I_c = 2.8915 \times 10^{-4} A$$
 (1M)

 $V_{C} = 10 - J_{C}R_{C}$ $= 10 - 2.8915 \times 10^{-4} \times 5 \times 10^{3}.$ $= 8.5543V. \qquad (cm)$ $V_{CE} = V_{C} - V_{E}$ $V_{CE} = 8.2613V$

:



Vo =>
$$\frac{-20 \text{ kn}}{10 \text{ kn}} (+\text{Vi}) - \frac{20 \text{ kn}}{20 \text{ kn}} (-\text{V}_2) - \frac{20 \text{ kn}}{5 \text{ kn}} \frac{\text{V}_3}{3}$$

=) $\left(2 \text{Vi} + \text{Va} - 4 \text{V3}\right) \longrightarrow (\text{IM})$

Hence the design is achieved

$$A = 10^3 = 1000$$
.

$$500 = \frac{8,000}{1 + (1000)\beta}$$

$$[B = 0.015] \qquad (5M)$$

BITS, PILANI – DUBAI SECOND SEMESTER 2012-2013 THIRD YEAR ECE

Course Code: ECE C364

Course Title: ANALOG ELECTRONICS

Duration:20minutes

Quiz2(Closed Book)

Date:15.04.2013 Weightage:7% Max Marks: 14

Name:

Instructions: Write your answers in the blank space provided after each question. This question paper has 5 questions. Answer all questions.

1. (a) For the Schmitt trigger circuit shown in figure 1, Calculate the upper and lower threshold voltage levels. Assume $\pm V_{sat} = \pm 13 V$, and $V_{in} = 10 V_p$ -p sinusoidal waveform. Also draw the necessary input and output waveforms. Show clear steps in calculation Part.

(b) Why hysteresis is desirable in a Schmitt trigger? Write only valid key point in your Answer

[5M]




Figure 1

- 2. For the circuit shown in Figure 2 ,answer the following questions:
 - (i) Sketch an input and output waveforms. Assume V_{IN}=2V peak sinusoidal of frequency 1KHZ.
 - (ii) Sketch the Transfer characteristics
 - (iii) What is the use of resistor R₃? Write only key points in your answer.

[3M]





Figure 2

3. Determine the output voltages and sketch the transfer characteristics of logarithmic amplifier when input voltages of +1V, +5V and +10V are applied. Assume saturation current of transistor as 3.3 ×10⁻¹⁴ A. & thermal voltage as 26mV at room temperature. Consider input resistance connected to pin 2 of op amp as 100kΩ.
[2M]

4. What is the purpose of using logarithmic amplifiers and analog multipliers with respect to signal processing? Write only key points in your answer. [2M]

5. Draw a suitable circuit diagram using op amp such that when input given in Fig.3(a) is applied, it should produce the output waveform given in Fig.3(b). [2M]



ANSWER:

Version B

BITS, PILANI — DUBAI SECOND SEMESTER 2012-2013 THIRD YEAR ECE

Course Code: ECE C364

Course Title: ANALOG ELECTRONICS

Duration:20minutes

Quiz 2(Closed Book)

Date: 15.04.2013 Weightage:7% Max Marks: 14

Name:	ID No:	Sec / Prog:
	· ·	

Instructions: Write your answers in the blank space provided after each question. This question paper has 5 questions. Answer all questions.

1. For the circuit shown in Figure 1, answer the following questions:

(i) Sketch an input and output waveforms. Assume V_{IN}=2V peak sinusoidal of frequency 1KHZ.

(ii) Sketch the Transfer characteristics

(iii) What is the use of resistor R₃? Write only key points in your answer

[3M]





Figure 1

Draw a suitable circuit diagram using op amp such that when input given in Fig2(a) is applied, it should produce the output waveform given in Fig.2(b). [2M]



 What is the purpose of using logarithmic amplifiers and analog multipliers with respect to signal processing? Write only key points in your answer. [2M]

4. Determine the output voltages and sketch the transfer characteristics of logarithmic amplifier when input voltages of +2V, +4V and +9V are applied. Assume saturation current of transistor as 3.3×10⁻¹⁴A & thermal voltage as 26mV at room temperature. Consider input resistance connected to pin 2 of op amp as 100kΩ.
[2M]

- 5 (a) For the Schmitt trigger circuit shown in Figure 3, Calculate the upper and lower threshold voltage levels. Assume ±V_{sat}=±11V and V_{in}=10Vp-p sinusoidal waveform. Also draw the necessary input and output waveforms. Show clear steps in calculation part.
 - (b) Why hysteresis is desirable in a Schmitt trigger? Write only valid key point in your answer [5M]




Figure 3

pg-1


quis 2

Answering scheme. Version A

(1)
$$V_{UT} = \frac{R_2}{R_1 + R_2} \times V_{Sat}$$

$$= \frac{18 \, \text{k/L}}{18 + 33} \times (6000 \times 13 \text{V})$$

$$V = -4.59V.$$
 (2M)




Hysterisis Preferred in 3chmitt trigger because it Prevents noise from Causing.

false to ggering.

(IM)

.

.



4) For signal procession, many transduces produce of output voltage that vary nonlinearly with physical quantity being measured often it is desirable to linearly output of rsuch devices. Log amp & multipliers are used, (2M)

BITS, PILANI – DUBAI SECOND SEMESTER 2012-2013 THIRD YEAR ECE

Version A

Course Code: ECE C364

Course Title: ANALOG ELECTRONICS

Duration:20minutes


Date:11.03.2013 Weightage:8% Max Marks: 16

Name:	ID No:	Sec / Prog:	

Instructions: Write your answers in the blank space provided after each question. This question paper has 8 questions. Answer all questions.


Bipolar junction transistors are classified as minority carrier devices. Explain (in brief) why?
 Write only key points in your answer.

Suppose you were troubleshooting the following amplifier circuit, and found the output signal to be "clipped" on the negative peaks:



If you knew that this amplifier was a new design, and might not have all its components properly sized, what type of problem would you suspect in the above circuit? How will you overcome the problem? Give your answer as specific as possible. [2M]

Calculate the output voltage for the following circuit if V_1 = 300 mV and $V_2 = 700$ mV. Show clear steps in your answer.




[2M]

You are provided with two IC op amps with following characteristics:


Op-amp 1: Z_{in} =5MΩ, Z_{out} =100Ω, A_v =50,000 Op-amp 2: Z_{in} =10MΩ, Z_{out} =75Ω, A_v =150,000

Which one of them you can choose for satisfying the basic requirements of [2M] practical op-amps? Justify your answer.

5. Determine the output voltage shown in Fig.1when $V_1 = -V_2 = 1$ V. Show Clear steps in your answer. [2M]



 Calculate the voltage gain for each stage of this amplifier circuit (both as a ratio and in units of decibels), then calculate the overall voltage gain: Show clear steps in your answer.



7. Design a suitable op-amp based circuit to obtain the following expression:

$$V_0 = -3(V_1 + V_2 + V_3)$$
 Show clear design steps in your answer with diagram.

[2M]

8. What possible benefit is there by adding a voltage buffer to the front end of an inverting amplifier, as shown in the following schematic? Write only key points in your answer. [2M]

Voltage Inverting amplifier

Rê Left

Vout

Vout

Answering Scheme

BITS, PILANI – DUBAI SECOND SEMESTER 2012-2013 THIRD YEAR ECE

Version A

Course Code: ECE C364

Course Title: ANALOG ELECTRONICS

Duration:20minutes

Date:11.03.2013 Weightage:8% Max Marks: 16


-		
Name:	 ID No:	Sec / Prog:

Instructions: Write your answers in the blank space provided after each question. This question paper has 8 questions. Answer all questions.

Bipolar junction transistors are classified as minority carrier devices. Explain (in brief) why?
 Write only key points in your answer.

Conduction through BJT depends on charge carriers being injected into the base layer of the transister and these charge carriers are always the minority type with respect to the doping of the base. [2M]

2. Suppose you were troubleshooting the following amplifier circuit, and found the output signal to be "clipped" on the negative peaks:



If you knew that this amplifier was a new design, and might not have all its components properly sized, what type of problem would you suspect in the above circuit? How will you overcome the problem? Give your answer as specific as possible. [2M]


Problem: - The complifier suffers from improfer biasing.

[IM]

To avercome this Problem: - Ethange the Value of Ri or Rz.

[IM]

3 Calculate the output voltage for the following circuit if V_1 = 300 mV and V_2 = 700 mV. Show clear steps in your answer.




You are provided with two IC op amps with following characteristics:

Op-amp 1: $Z_{in} = 5M\Omega$, $Z_{out} = 100\Omega$, $A_v = 50,000$

Op-amp 2: $Z_{in} = 10M\Omega$, $Z_{out} = 75\Omega$, $A_v = 150,000$

Which one of them you can choose for satisfying the basic requirements of practical op-amps? Justify your answer. [2M]

5. Determine the output voltage shown in Fig.1when $V_1 = -V_2 = 1 \text{ V}$. Show Clear steps in your answer. [2M]



 Calculate the voltage gain for each stage of this amplifier circuit (both as a ratio and in units of decibels), then calculate the overall voltage gain: Show clear steps in your answer.

Stage 1

Stage 2

4.7 kΩ 33kΩ

$$R_1 = 4.7 kn$$
 $R_2 = 3.3 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.7 kn$
 $R_2 = 3.3 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.7 kn$
 $R_2 = 3.3 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.7 kn$
 $R_2 = 3.3 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.7 kn$
 $R_2 = 3.3 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.7 kn$
 $R_2 = 3.3 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1 + 9.1 kn$
 $R_3 = 2.2 kn$
 $R_4 = 9.1 kn$
 $R_1 = 4.62 dB$
 $R_2 = 1.80 dB$
 $R_3 = 1.80 dB$
 $R_4 = 1$

Design a suitable op-amp based circuit to obtain the following expression:

 $V_0 = -3(V_1 + V_2 + V_3)$ Show clear design steps in your answer with diagram.

[2M]

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 30kn .$$

$$R_{1} = R_{2} = R_{3} = R_{3} = 10kn R_{1} = 10kn R_{2} = 10kn R_{3} =$$

8. What possible benefit is there by adding a voltage buffer to the front end of an inverting amplifier, as shown in the following schematic? Write only key points in your answer. [2M]

