5 Define amplifier bandwidth.

### Name:

### ID Number:

#### BITS PILANI DUBAI CAMPUS EEE UC424/INSTR UC313 MICROELECTRONIC CIRCUITS QUIZ 1

Date: 21/09/06 Weightage: 10%		Max. Marks: 10
	Answer ALL Questions	Time: 30 mts
An amplifier has a vo     dB and current	oltage gain of 100 and a current gain of gain is dB. The power gain	of 1000. The voltage gain isdB.
2). Show the circuit mod		
_		
, ,		
	- ·-	
odatvatetit circ	cuit of trans resistance amplifier.	
	1. Sec. 1	
Show the frequency respo	nse of Direct coupled and Tuned ampl	ifiers

6 Draw the small signal	circuit model for a bipolar junction transistor (BJT)
	(231)
•	
	·
8. Show the High page	
, pass IIIa	gnitude response of single time constant network.
	network.
_	
•	
· · · · · · · · · · · · · · · · · · ·	
7. Show the low many	
7. Show the low pass single	time constant network.
	androne († 1905). Zarodnosti od Swagenski statisticki se programa († 1905).
•	
	•
9. Show the output characteric	stics of BJT in common emitter configuration.
	sucs of BJT in common emitter configuration.
	. <del></del>
	· ·
υ •	
	• <u>-</u>
<del>-</del>	e e
10. Define h parameters of two	port network
	· · · · · · · · · · · · · · · · · · ·
	••• ·

# BITS-Pilani Dubai Campus, Knowledge Village, Dubai

Evaluation Component : Comprehensive Examination (Closed Book)

II YA EEE UC 424 / INSTR UC 313 MICROELECTRONIC CIRCUITS Date: 26th Dec. 2006

**Duration: THREE Hours** 

Max. Marks: 100

Weightage: 40%

Note:-

1. ANSWER ALL QUESTIONS

- 2. Students are permitted to use their own blank graph sheets after taking signature of invigilator on it just before its usage
- 3. Make assumptions, if any, but explicitly indicate the assumptions made

1.


- A. Define the following terms with reference to a general purpose amplifier
  - i. Voltage Gain in dB
  - ii. Current Gain in dB
  - iii. Amplifier Efficiency
  - iv. Transfer Characteristics
  - v. Amplifier Saturation

[10 M]

- B. Draw the circuit model for a voltage amplifier. With the input signal source and the load connected to it, derive expressions for (i)the amplifier's output voltage, vo; (ii)voltage gain  $A_v$ ; (iii)amplifier's input voltage,  $v_i$  and (iv)the overall voltage gain,  $v_o/v_s$ .
- C. Consider a voltage amplifier having a frequency response of a low pass Single Time Constant type with a dc gain of 60dB and a 3 dB frequency of 1000Hz. Find the gain in dB at f = (i)10Hz, (ii)10 KHz; (iii)100 KHz, and (iv)1 MHz.

2.

- A. A BJT having  $\beta = 100$  is biased at a dc collector current of 1 mA. Find, at the bias point, the value of transconductance, g<sub>m</sub>; and the small signal resistances between base and emitter viz, the one looking into the base,  $r_e$ ; and that looking into the emitter  $r_{\pi}$ . [4 M]
- B. List the FIVE important steps in the systematic process of analyzing BJT transistor amplifier circuits employing small signal BJT circuit models. [5 M]
- C. The emitter follower shown in figure is used to connect a source with  $R_{\text{sig}}$  = 10 K $\Omega$  to a load  $R_L$  = 1 K $\Omega$ . The transistor is biased at I = 5 mA, utilizes a resistance  $R_B$ =40 K $\Omega$ , and has  $\beta = 100$ , Early Voltage  $(V_A) = 100V$ .



i. Find R<sub>ib</sub>, R<sub>in</sub>, G<sub>v</sub>, G<sub>vo</sub> and R<sub>out</sub>.

- ii. What is the largest peak amplitude of an output sinusoid that can be used without the transistor cutting off?
- iii. If in order to limit nonlinear distortion the base-emitter signal voltage is limited to 10mV peak, what is the corresponding amplitude at the output?
- iv. What will the overall voltage gain become if  $R_L$  is changed to 2 K $\Omega$  to 500 $\Omega$ ? [2 M]

4.

2


- A. An amplifier with open-loop gain  $A_V=1,000\pm100$  is available. It is necessary to have an amplifier whose voltage gain varies by no more than  $\pm 0.1\%$ .
  - i. Find the reverse transmission factor  $\boldsymbol{\beta}$  of the feedback network used

ii. Find the gain with feedback

[2 M][2 M]

[6 M]


- B. For the circuit shown below, assuming that  $g_m=5$  mA/V and  $r_d=100$  K $\Omega$ , find
  - i. the Current gain,  $A_I = I_L/I_s$ ;
  - ii. the Voltage gain  $A_V = V_0/V_s$ ;
  - iii. Transconductance,  $G_M = I_L/V_s$ ;
  - iv. The Transresistance, R<sub>M</sub>=V<sub>o</sub>/I<sub>s</sub>;
  - v. the Input resistance seen by the source, Ri and
  - vi. the Output resistance seen by the load, Ro.




A. The parameters of the transistors in the circuit shown below are  $h_{fe}$ =50;  $h_{ie}$ =1.1K,

i. the mid band gain,

ii. the value of C<sub>b</sub> necessary to give a lower 3-dB frequency of 20 Hz assuming that Cz represents a short circuit at this frequency. + VCC




B. For the differential amplifier block shown below obtain an expression for the output in terms of its Differential gain  $A_d$ ; differential and common mode voltages ( $v_d$  and  $v_c$ ) and



6.

- A. Draw the MOSFET high frequency model indicating all its components using standard notation and derive an expression for the figure of merit (f<sub>T</sub>) of MOSFET's hi
- B. Consider a CS amplifier, shown below, which is fed with a signal source having a



internal resistance  $R_{sig}$ =100 K $\Omega$ . The amplifier has  $R_G$ =4.7 M $\Omega$ ;  $R_D$ = $R_L$ = 15K $\Omega$ ;  $g_m$  = 1mA/V;  $r_0=150\text{K}\Omega$ ,  $C_{gs}=1\text{pF}$  and  $C_{gd}=0.4\text{pF}$ . Find

i. the mid band gain

[3 M]

ii. upper 3-dB frequency f<sub>H</sub>

[3 M][6 M]

iii. both (i) and (ii) above if  $R_{sig}$  is reduced to 10 K $\Omega$ .

A. Draw the Circuit of a Class B push-pull output stage and prove, from fundamentals that, it offers a theoretical maximum conversion efficiency of 78.5%. Indicate the source of crossover distortion in Class B operation.

B. Draw a neat sketch to depict the specification of the transmission characteristics of a Chebyshev low pass active filter both in terms of magnitude response and pole zero plot and list the four important parameters that aptly specify its magnitude response. Also enumerate the steps in designing the same meeting these specifications.

7. Write Short notes on any TWO of the following:

[5 M][10 M]

- A. Issues in the design of Tuned amplifiers
- B. Features and importance of multistage amplifiers employing compound devices

C. PSPICE as a tool in Electronic Design Analysis

D. Current Mirrors and Sources employed in IC Biasing

\*\*\*\*\*\*) ALL THE BEST (\*\*\*\*\*\*\*

# BITS-Filani Dubai Campus, Knowledge Village, Dubai

Evaluation Component: TEST-II (Open Book)-Makeup

EEE UC 424 / INSTR UC 313 MICROELECTRONIC CIRCUITS

Date: 23rd Nov. 2006

Max. Marks: 20 Weightage: 20%


Duration: 50 mts

Note:- 1. ANSWER ALL QUESTIONS


- 2. Students are permitted to use their own blank graph sheets after taking signature of invigilator on it just before its usage
- 3. Make assumptions, if any, but explicitly indicate the assumptions made

An amplifier consists of three identical stages connected in cascade. The output voltage is sampled and returned to the input in series opposing. If it is specified that the relative change  $dA_f/A_f$  in the closed loop gain  $A_f$  must not exceed  $\psi_f$ , show that the minimum value of the openloop gain A of the amplifier is given by  $A = 3.A_f |\psi_1| / |\psi_f|$  where  $|\psi_1| = dA_1/A_1$  is the relative change in the voltage gain of each stage of the amplifier


For the circuit shown below, Find the (A)Voltage gain and (B)output impedance at the terminals (i)AN and (ii)BN of the circuit assuming that  $g_m$ =6 mA/V and  $r_d$ =10 K $\Omega$ ,  $R_g$ =1M $\Omega$ ;  $R_d$ =50 K $\Omega$ , neglecting reactances of all capacitors.



The FET RC coupled amplifier has the following parameters:  $g_m=10$  mA/V and  $r_d=5.5$  $K\Omega$ ,  $R_g$ =10 $K\Omega$ ;  $R_g$ =0.5  $K\Omega$  for each stage. Assume  $C_s$  is arbitrarily large. (a) What must be the value of C<sub>b</sub> in order that the frequency characteristic of each stage be flat within 1 dB down to 10 Hz.? (b) What is the overall midband gain voltage gain? (3M+2M = 5 M)



For the differential amplifier using an ideal OP AMP block shown below (a) find the output voltage vo. (b) Show that the output corresponding to the common-mode voltage  $v_c = 0.5$  (  $v_1 + v_2$ ) = 0 if R'/R =  $R_1/R_2$ . Find vo in this case. and (c)the CMRR,  $\rho$  of the amplifier if (4M)



### BITS-Pilani Dubai Campus, Knowledge Village, Dubai

Evaluation Component: TEST-II (Open Book)

#### EEE UC 424 / INSTR UC 313 MICROELECTRONIC CIRCUITS

Date: 12th Nov. 2006

Max. Marks: 20 Weightage: 20%

Duration: 50 mts


Note:-1. ANSWER ALL QUESTIONS

- 2. Students are permitted to use their own blank graph sheets after taking signature of invigilator on it just before its usage
- 3. Make assumptions, if any, but explicitly indicate the assumptions made
- An amplifier with open-loop gain  $A_V=1,000\pm100$  is available. It is necessary to have an amplifier whose voltage gain varies by no more than ±0.1%.


A. Find the reverse transmission factor β of the feedback network used

(2.5M)B. Find the gain with feedback


(2.5M)For the circuit shown assuming that  $g_m=5$  mA/V and  $r_d=100$  K $\Omega$ , find the Current gain,  $A_l = I_L/I_s$ ; the Voltage gain  $A_V = V_0/V_s$ ; Transconductance,  $G_M = I_L/V_s$ ; The Transresistance, R<sub>M</sub>=V<sub>o</sub>/I<sub>s</sub>; the Input resistance seen by the source, R<sub>i</sub> and the Output



3. The parameters of the transistors in the circuit shown below are h<sub>fe</sub>=50; h<sub>ie</sub>=1.1K, h<sub>re</sub>=h<sub>oe</sub>=0. Find (a)the mid band gain, (b)the value of C<sub>b</sub> necessary to give a lower 3-dB frequency of 20 Hz assuming that Cz represents a short circuit at this frequency. (2M+3M)



For the differential amplifier block shown below obtain an expression for the output in terms of its Differential gain A<sub>d</sub>; differential and common mode voltages (v<sub>d</sub> and v<sub>c</sub>) and the CMRR,  $\rho$ . (4 M)



## BITS-Pilani Dubai Campus, Knowledge Village, Dubai

Evaluation Component : **QUIZ-II** 

EEE UC 424 / INSTR UC 313 MICROELECTRONIC CIRCUITS

Date: 02<sup>nd</sup> Nov. 2006 Duration: 30 mts

Max. Marks: 30 Weightage: 10%

Note:- 1.Respond ALL questions

2. Fill the blanks, show the working and / or indicate the "most appropriate answer" or "most appropriate combination of Answers" as required for each question

2. Make your assumptions, if any, explicit


1. Expand the Acronym : IG FET 2. Consider the statement : "A 0.1 μm CMOS technology is being employed in several applications of consumer electronics." Here "0.1 μm" represents:  3. The Output characteristics of a FET can broadly be divided into three distinct regions of operation namely:  1		and John Modern Propriet
<ol> <li>Consider the statement: "A 0.1 μm CMOS technology is being employed in several applications of consumer electronics." Here "0.1 μm" represents:         <ol> <li>The Output characteristics of a FET can broadly be divided into three distinct regions of operation namely:</li></ol></li></ol>	1.	Expand the Acronym: IG FET
applications of consumer electronics." Here "0.1 μm" represents:  3. The Output characteristics of a FET can broadly be divided into three distinct regions of operation namely:  1	2.	Consider the statement: "A 0.1 um CMOS technology is being employed in several
3. The Output characteristics of a FET can broadly be divided into three distinct regions of operation namely:  1		applications of consumer electronics. Here "0.1 um"
<ol> <li>The Output characteristics of a FET can broadly be divided into three distinct regions of operation namely:         <ol> <li></li></ol></li></ol>		represents:
1	3.	The Output characteristics of a FET can broadly be distinct in a second
<ol> <li>In order to obtain linear amplification, the MOSFET is biased to operate somewhere near the of the region of its characteristics.</li> <li>A good bias design ensures that the parameters of the bias point namely, and are predictable and stable.</li> <li>An Alternate method of biasing instead of "fixing of V<sub>GS</sub>" of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called</li> <li>Other than the use of two bias methods namely "fixing of V<sub>GS</sub>" OR "use of R<sub>S</sub>" list / indicate two other techniques of BIASING an FET 1.         <ol> <li>The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the or the terminal.</li> </ol> </li> <li>A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE</li> <li>Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as</li> </ol> <li>The value of V<sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the</li>		operation namely:
<ol> <li>In order to obtain linear amplification, the MOSFET is biased to operate somewhere near the of the region of its characteristics.</li> <li>A good bias design ensures that the parameters of the bias point namely, and are predictable and stable.</li> <li>An Alternate method of biasing instead of "fixing of V<sub>GS</sub>" of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called</li> <li>Other than the use of two bias methods namely "fixing of V<sub>GS</sub>" OR "use of R<sub>S</sub>" list / indicate two other techniques of BIASING an FET 1.         <ol> <li>The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the or the terminal.</li> </ol> </li> <li>A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE.</li> <li>Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is designated as and is the process technology used to fabricate an State of the process technology used to fabricate an State of the process technology used to fabricate an State of State of</li></ol>		1 2.
characteristics.  5. A good bias design ensures that the parameters of the bias point namely, and are predictable and stable.  6. An Alternate method of biasing instead of "fixing of V <sub>GS</sub> " of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called  7. Other than the use of two bias methods namely "fixing of V <sub>GS</sub> " OR "use of R <sub>S</sub> " list / indicate two other techniques of BIASING an FET  1.		J.
characteristics.  5. A good bias design ensures that the parameters of the bias point namely, and are predictable and stable.  6. An Alternate method of biasing instead of "fixing of V <sub>GS</sub> " of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called  7. Other than the use of two bias methods namely "fixing of V <sub>GS</sub> " OR "use of R <sub>S</sub> " list / indicate two other techniques of BIASING an FET  1.	4.	In order to obtain linear amplification, the MOSEET is bigged to approximately
5. A good bias design ensures that the parameters of the bias point namely, and are predictable and stable.  6. An Alternate method of biasing instead of "fixing of V <sub>GS</sub> " of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called  7. Other than the use of two bias methods namely "fixing of V <sub>GS</sub> " OR "use of R <sub>S</sub> " list / indicate two other techniques of BIASING an FET  1		the of the
<ul> <li>5. A good bias design ensures that the parameters of the bias point namely, and are predictable and stable.</li> <li>6. An Alternate method of biasing instead of "fixing of V<sub>GS</sub>" of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called</li> <li>7. Other than the use of two bias methods namely "fixing of V<sub>GS</sub>" OR "use of R<sub>S</sub>" list / indicate two other techniques of BIASING an FET  1</li></ul>		characteristics.
and are predictable and stable.  An Alternate method of biasing instead of "fixing of V <sub>GS</sub> " of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called  7. Other than the use of two bias methods namely "fixing of V <sub>GS</sub> " OR "use of R <sub>S</sub> " list / indicate two other techniques of BIASING an FET  1	5.	A good hias design ensures that the norameters of the him maintained
<ol> <li>An Alternate method of biasing instead of "fixing of V<sub>GS</sub>" of a FET in amplifier applications is by the use of a Resistance in the Source. This resistance is called</li> <li>Other than the use of two bias methods namely "fixing of V<sub>GS</sub>" OR "use of R<sub>S</sub>" list / indicate two other techniques of BIASING an FET         <ol> <li></li></ol></li></ol>		and are predictable and stable
applications is by the use of a Resistance in the Source. This resistance is called  7. Other than the use of two bias methods namely "fixing of V <sub>GS</sub> " OR "use of R <sub>S</sub> " list / indicate two other techniques of BIASING an FET  1. 2.  8. The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the  or the  terminal.  9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE.  10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as  and is designated as  11. The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the	6	An Alternate method of higging instead of "Sail and Stable,"
<ol> <li>Other than the use of two bias methods namely "fixing of V<sub>GS</sub>" OR "use of R<sub>S</sub>" list / indicate two other techniques of BIASING an FET         <ol> <li></li></ol></li></ol>	٠.	applications is by the was of a Peristance in the Grand Training of V <sub>GS</sub> of a FET in amplifier
Indicate two other techniques of BIASING an FET  1.  2.  8. The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the or the terminal.  9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE  10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is designated as as under the process technology.		applications is by the use of a Resistance in the Source. This resistance is called
Indicate two other techniques of BIASING an FET  1.  2.  8. The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the or the terminal.  9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE  10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is designated as as under the process technology.	7	Other than the use of two him mathed and 1 45 to 1 45
1	′.	indicate two other techniques of DIA GDIA.
8. The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the terminal.  9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE 10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is 11. The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the		indicate two other techniques of BIASING an FET
<ul> <li>8. The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain (D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the or the terminal.</li> <li>9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE</li> <li>10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is the latest the process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as</li> </ul>		1
(D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the  or the terminal.  9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE  10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is 11. The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the	0	
(D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the  or the terminal.  9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE  10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is 11. The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the	δ.	The Fourth terminal brought out by almost every manufacturer other than Source(S), Drain
9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE.  10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is designated as as which a sufficient number of mobile electrons accumulate in the		(D) and Gate(G) of a FET is designated in the manufacturer's data sheets as the
<ul> <li>9. A Depletion type MOSFET can be operated in both "Enhancement Mode" and "Depletion Mode". State whether this statement is TRUE of FALSE.</li> <li>10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as and is 11. The value of V<sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the</li> </ul>	_	or the terminal
10. Process transconductance parameter determined by the process technology used to fabricate an NMOS can be expressed as and is designated as at which a sufficient number of mobile electrons accumulate in the	9.	A Depletion type MOSFET can be operated in both "Financement Mode" and "Depletion
fabricate an NMOS can be expressed as and is designated as at which a sufficient number of mobile electrons accumulate in the		Mode". State whether this statement is TRUE of FALSE.
designated as and is designated as at which a sufficient number of mobile electrons accumulate in the	10.	Process transconductance parameter determined by the process technology used to
l 1. The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the		fabricate an NMOS can be expressed as
11. The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the		designated as
channel region is called and the region is called the	11.	The value of V <sub>GS</sub> at which a sufficient number of mobile electrons accumulate in the
and the region is cance the		channel region is called and the region is called the
		and the region is easied the
12. When biased in Region of an NMOS device it can be used as an Amalifian	12.	When biased in Region of an NMOS device it can be used as an Amalifan
at a minimum de vice, it can be used as an Ampillier		When biased in Region of an NMOS device, it can be used as an Amplifier and the Characteristic i <sub>D</sub> - V <sub>DS</sub> relationship is expressed as:
and Alan Olaman Andre 1971 1977 1991 1991		and the Unaracteristic 1 <sub>D</sub> - V <sub>DS</sub> relationship is expressed as:

	appropriate symbol notation.	o and the control of	.s with most
14.	The relationship between $v_{GS}$ , $V_t$ and is	$1v_{ m DS}$ to operate an NMOS device in satu	uration region
	junctions, the substrate is usually con (NMOS /PMOS) a / PMOS) circuit.	onstant zero bias in all the substrate to connected to the most negative Power Supand the most positive in a	ply in an (NMOS
16.	As the voltage on the drain is increas between the drain region and the substitution (known also as Punch through) and it	sed, a value is reached at which the pn justrate suffers Brook toccurs at voltages ranging from	unction eakdown V to
17.	Draw the circuit symbol of NMOS ar	nd PMOS transistors.	
	(i)Circuit symbol of NMOS:	(ii)Circuit Symbol of Pl	MOS:
	under II by indicating the serial no.  I A. C <sub>ox</sub> B. K'n C. V' <sub>A</sub> D. λ E. γ	II V <sup>-1/2</sup> [ ] V/m [ ] F/m <sup>2</sup> [ ] A/m <sup>2</sup> [ ] V <sup>-1</sup> [ ]	
19.	The characteristic equation representi mathematically expressed as a relation	ing the "load line" of a CS Amplifier can nship between $i_D$ , $V_{DD}$ , $R_D$ and $v_{DS}$ and	n be it is given by:

13. Draw the Large-Signal Equivalent-Circuit Model of an NMOS device operating in saturation region that can be employed to analyze a practical circuit. Indicate all components of the equivalent circuit and the significant voltages and currents with most

<ul> <li>20. In the following two non-linear transistor biasing circuits, the resist suitably employed to provide appropriate compensation against Bi choose and indicate the most appropriate choice of the nature of real A. R<sub>A</sub> and R<sub>B</sub>, both have negative temperature coefficient B. R<sub>A</sub> and R<sub>B</sub>, both have positive temperature coefficient C. R<sub>A</sub> has negative temperature coefficient and R<sub>B</sub> has positive D. R<sub>A</sub> has positive temperature coefficient and R<sub>B</sub> has negative</li> </ul>	las Point drift, ( esistors :	then,
21. The Gain Bandwidth product of an FET amplifier is ${22}$ . In the MOSFET shown below, the signal outputs $V_1$ and $V_2$ obey the	e relationship	[ ]
<ul> <li>A. V<sub>1</sub>=V<sub>2</sub>/2</li> <li>B. V<sub>1</sub>=-(V<sub>2</sub>/2)</li> <li>C. V<sub>1</sub>=2V<sub>2</sub></li> <li>D. V<sub>1</sub>= -2V<sub>2</sub></li> <li>23. A two stage amplifier is required to have an upper cut off frequency of cutoff frequency of 30 Hz. The upper and lower cutoff frequencies of identical, stages are</li> </ul>	of 2 MHz and a the individual,	lower but
A. 4 MHz, 60 Hz B. 3 MHz, 20 Hz	]	]
C. 3 MHz, 60 Hz D. 4 MHz, 20 Hz 24. The threshold voltage of an n-channel MOSFET can be increased by A. Increasing the channel doping concentration B. Reducing the channel length	]	1
C. Reducing the gate oxide thickness D. Decreasing the channel doping concentration 25. A source follower using an FET usually has a voltage gain which is A. greater than +100 B. slightly less than unity but positive C. exactly unity but negative D. about -10	]	]
woodt 10		

26.	The MOSFET if designed to operate as an "electronic switch", in its considered equivalent to	own state may be
	A. Resistor	·
	B. Inductor	
	C. Capacitor	[ ]
	D. Battery	٠ ,
27.		
	A. Current controlled current source	[ ]
	B Voltage controlled solves	r 1
	B. Voltage controlled voltage source	•
	C. Voltage controlled current source	
28	D. Current controlled voltage source	
20.	When source terminal is not connected to the body terminal of a FET body transconductance gard involves a person star " " F	the expression for
	body transconductance $g_{mb}$ , involves a parameter " $\chi$ ". Employing it, $g_n$	and a care related
	,	n and 8mb are related
•	The Expression for " $\chi$ " =	and
1	The Expression for "χ" =  ypically it varies in the range from to  The figure of merit of an amplifier "f-" of on FFT - 1.	anu
29.	The figure of merit of an amplifier "f <sub>T</sub> " of an FET can be expressed as	
	a start of the local de expressed as	3:
	$f_T =$	
7	he physical significance of $f_T$ of an FET w.r.t. its use in the	
F	ET model in designing of amplifiers is:	
_		
<b>30</b> .	The mid band voltage gain of the amplifier shown below is $\frac{1}{2}$	
k	$\Omega$ ; $R_G = 4.7M\Omega$ ; $R_D = R_I = 15k\Omega$ ; $q_{ij} = 1501\Omega$	$_{\text{if }}R_{\text{sig}} = 100$



# BITS, Filani — Dubai Campus, Knowledge Village, Dubai

Academic Year 2006-2007 III B.E.(Hons.) I Semester – EEE & EIE Course No. EEE UC 424 / INSTR UC 313 Microelectronic Circuits

Test-1 (Make-up) - Closed Book

Date : 12-10-2006 Duration : 50 mts.

2)

Max. Marks : 20 Weightage : 20%

Note: - 1. Answer ALL Questions

2. Indicate explicitly the assumptions, if any, made by you.


Consider a transistor amplifier with its transfer characteristics defined as:  $v_0=10-10^{-11}e^{40v_I}$  which applies for  $v_I>0V$  and  $v_o>0.3V$ . Find the value of the dc bias voltage  $V_I$  that results in  $V_0=5V$  and the voltage gain at the corresponding that operating point. Assuming that, to this amplifier a positive input signal of 1mV superimposed on the dc bias voltage  $(v_I)$  has been applied, find the corresponding signal at the output for the following two situations, assuming:

A. the amplifier is linear around the operating point;

B. the applied input signal is (i)5 mV and (ii)10 mV

(1+1+1+2=5 Marks)

Model the 3-stage amplifier shown below (without the source and load) using the voltage amplifier model. What are the values of the input resistance ( $R_i$ ), open circuit voltage gain ( $A_{vo}$ ) and the output resistance ( $R_o$ ). If  $R_L$  varies in the range  $10\Omega$  to  $1000\Omega$ , find the corresponding range of overall voltage gain ( $v_o/v_s$ ).



- 3) A pnp BJT is biased to operate at  $I_C=2.0$ mA What is the associated value of  $g_m$ ? If  $\beta=50$ , what is the value of the small signal resistance seen looking into the emitter  $(r_e)$ ? Into the base  $(r_\pi)$ ? If the collector is connected to  $5k\Omega$  load with a signal of 5-mV peak applied between base and emitter, what output signal voltage results? (1+1+1+1=4 Marks)
- 4) An amplifier is measured to have R<sub>i</sub>=10KΩ, A<sub>vo</sub>=100, and R<sub>o</sub>=100Ω. Also, when a load resistance R<sub>L</sub> of 1 KΩ is connected between the output terminals, the input resistance is found to decrease to 8 KΩ. If the amplifier is fed with a signal source having an internal resistance of 2kΩ, find Short circuit transconductance (G<sub>m</sub>), Voltage Gain (A<sub>v</sub>), Open circuit-overall voltage gain (G<sub>vo</sub>), Overall Voltage gain (G<sub>v</sub>), Output Resistance (R<sub>out</sub>) and Current gain (A<sub>i</sub>)

(1+1+1+1+1+1=6Marks)


#### BITS, PILANI – DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI FIRST SEMESTER 2006 – 2007 EEEUC424 MICRO ELECTRONIC CIRCUITS TEST 1(CLOSED BOOK)

**MAXIMUM MARKS: 20** 

**DATE: 01/10/06** 

WEIGHTAGE: 20% DURATION: 50 MINUTES

1. Evaluate the overall gain, current gain and power gain of the amplifier



- 2. (a) Draw the equivalent circuit of a common emitter amplifier with a resistance in the emitter. [1 mark]
  - (b) Derive the expressions for  $R_i$ ,  $A_v$ ,  $R_o$  and  $A_i$  [4 marks]
- 3. A common base amplifier biased at an emitter current of 3mA employs a base resistor  $R_B$ =2K $\Omega$  ohm with  $R_c$ = 3K $\Omega$ ,  $R_E$ =3K $\Omega$  and  $R_L$  = 1K $\Omega$ . For  $\beta$ =150, what is the input resistance. What is the voltage gain from a 100  $\Omega$  source? [5 marks]
- 4. Analyze the circuit shown below to find all node voltages and branch currents. Assume that β is specified to be 50. [5 marks]

