

Id No	Name

BITS, PILANI – DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI  
FIRST SEMESTER 2006 – 2007

ESUC364 ANALOG ELECTRONICS

LAB QUIZ (CLOSED BOOK)

MAXIMUM MARKS: 15


DATE: 12/12/06

SET I

WEIGHTAGE: 10%  
DURATION: 30 MINUTES

1. Draw the transfer characteristics of a negative half wave rectifier using Op-amp. [1 mark]
2. For a particular phase shift oscillator the following specifications are given  $C=0.1 \mu\text{F}$ ,  $R=3.9\Omega$  and  $R_F/R_1=29$ . Determine the frequency of oscillation.[2 marks]
3. Negative feedback increases the ----- impedance of a non – inverting amplifier. [1mark]
  - (a) input
  - (b) output
  - (c) input & output
  - (d) None of the above
4. Diodes can be used as [ 1 mark]
  - (a) an amplifying device
  - (b) a rectifying device
  - (c) Both (a) & (b)

5. Modify the given circuit to generate the following waveform [3 marks]




6. Op- amps with low slew rate are used in clipping circuit (True/False) [ 1 mark]
7. For an amplifier having a slewrate of  $60 \text{ V}/\mu\text{s}$ , what is the highest frequency at which a 20V peak to peak sine wave can be produced at the output? [2 mark]
8. An ideal power supply will have voltage regulation equal to \_\_\_\_\_ [1 mark]
9. The capture range is always \_\_\_\_\_ than the lock range. [1 mark]
10. What is the relation between phase of the output signal & signal at base in CE configuration amplifier? [1 mark]

BITS, PILANI – DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI  
FIRST SEMESTER 2006 – 2007  
ESUC364 ANALOG ELECTRONICS  
TEST 2(OOPEN BOOK)

MAXIMUM MARKS: 20  
DATE: 04/12/06

WEIGHTAGE: 10%  
DURATION: 50 MINUTES

1. For the schmit trigger circuit shown in figure, calculate the ratio of  $R_1$  &  $R_2$ , if saturation voltages are  $+12V$  &  $-12V$ . Assume hysteresis width =  $6V$ . [5 marks]



2. If the free running frequency is  $100\text{ KHz}$ . Supply voltage is  $\pm 6V$ . Demodulation capacitor is  $1\mu F$ . Find out the lock and capture frequencies and range of PLL employing LM565. Design components of this PLL for given free running frequency. [5 marks]
3. Design the astable multi – vibrator to generate the output signal with frequency of  $1\text{ KHz}$  and duty cycle of  $75\%$ . [5marks]
4. Design the voltage regulator using IC723 to meet the following specifications,  $V_0 = 5V$ ,  $I_0 = 100\text{ mA}$ ,  $V_{in} = 15 \pm 20\%$ ,  $I_{sc} = 150\text{ mA}$ ,  $V_{ref} = 0.7V$ . [5 marks]

**BITS, PILANI – DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI**  
**FIRST SEMESTER 2006 – 2007**

**ES UC 364 ANALOG ELECTRONICS**  
**COMPREHENSIVE EXAMINATION**


**MAXIMUM MARKS: 90**  
**DATE: 18.12.06**

**WEIGHTAGE: 30%**  
**DURATION: 3 HOURS**

Answer all the questions


1. (a) Design the op-amp circuit which can give the output as  $V_0 = 2V_1 - 3V_2 + 4V_3 - 5V_4$ . (5 MARKS)

- (b) For an inverting amplifier shown in figure calculate  $I_L$  &  $I_0$ . (5 MARKS)




- (c) Draw the circuit diagram for inductance simulation and derive the expression for Q of the inductor. (5 MARKS)

2. (a) Find the output voltage  $V_0$  in terms of  $V_1$  and  $V_2$  for the op-amp circuit shown in figure. (5 MARKS)




- (b) Derive the expression for  $V_0/V_s$ . (5 MARKS)



(c) Draw the circuit diagram for first order low pass butter worth filter and design low pass filter at a cut off frequency of 15.9 kHz with a pass band gain 1.5. Choose  $C=0.01\mu\text{F}$ . (5MARKS)

3. (a) Draw the negative clamper circuit and explain its working principle.(5 Marks)

(b) Derive the expression in the form of a differential equation for the output voltage  $V_o(t)$  of the circuit shown in figure. (5MARKS)



(c) Design second order butter worth filter at cut off frequency of 1 KHz . Choose  $C=0.1\mu\text{F}$  &  $A_F = 1.586$ . (5 MARKS)

4. (a) Design astable multi vibrator IC555 which will flash the electric bulb such that is ON time will be 3 seconds and off time will be 1 second. Choose  $C=0.1\mu\text{F}$ .

(b) Draw the circuit for log amplifier realization and derive the expression for  $V_o$ . (5MARKS)

(c) Draw the phase shift oscillator and design a phase shift oscillator to oscillate to 500 Hz. Supply voltage  $\pm 11\text{Volts}$  and current  $I_1 = 5\mu\text{A}$ . (5MARKS)

5. (a) Design a frequency multiplier circuit using PLL IC565 to multiply frequency by 5 center frequency by 50 KHz and power supply is  $\pm 10\text{V d.c}$ . Find the lock and center frequency output and state related tracking range & capture range limits for input.( 5 Marks)

(b) Draw the circuit diagram for fold back current limiting and design the regulator using IC723 to meet the following specifications  $V_o = 6\text{V}$ ,  $I_o = 100\text{ mA}$ ,  $V_{in} = 15\pm 20\%$ ,  $I_{sc} = 150\text{ mA}$ ,  $V_{sense} = 0.7\text{V}$ ,  $V_{ref} = 7\text{V}$ ,  $I_D = 1\text{ m.A}$ . (5MARKS)

(c) (i) With neat sketch explain briefly about ultra sonic sensors. (2.5 MARKS)

(ii) With neat circuit diagram and gain table explain about programmable gain amplifier. (2.5 Marks)

6. (a) Explain the working principle for class B amplifier with its circuit and design class B amplifier which output voltage to deliver average power = 10W to  $8\Omega$  load. Power supplies to be selected such that  $V_{cc}$  above 5volts  $> V_{peak}$ . Determine supply voltage required and power conversion efficiency. (5 Marks)

(b) Design tuned amplifier having center frequency 1Mhz, bandwidth = 10KHz, center frequency gain = -9, FET available has bias point  $g_m = 6 \text{ mA/v}$  &  $r_o = 10 \text{ Kohm}$ .  $C_0$  is very small. Determine  $R_L$ ,  $C_L$ ,  $L$ . (5 Marks)

(c) A dual slope analog to digital converter uses a 8 bit counter and a 3 MHz clock rate. The maximum input voltage is +10V. The maximum integrator output voltage should be -8V. When the counter cycled through two's counts, the capacitor used in the integrator is  $0.1 \mu\text{F}$ . Find the value of  $R$  of the integrator. (5MARKS).


-----

**BITS, PILANI – DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI**  
**FIRST SEMESTER 2006 – 2007**  
**ESUC364 ANALOG ELECTRONICS**  
**TEST 1(CLOSED BOOK)**


**MAXIMUM MARKS: 20**  
**DATE: 30/10/06**

**WEIGHTAGE: 10%**  
**DURATION: 50 MINUTES**


1. (a) For the circuit shown below, find the expression for  $V_o$ . [2.5 marks]



1. (b) Find out the output expression  $V_o$  for the circuit shown below.[2.5 marks]




2. Find the output expression  $V_o$  for the circuit shown below. [5 marks]



3. Draw the bridge amplifier circuit and derive the output expression for the circuit. [5 marks]

4. For the circuit shown below, find the expression for  $V_o$ . [5 marks]



Id No	Name


**BITS, PILANI – DUBAI CAMPUS, KNOWLEDGE VILLAGE, DUBAI**  
**FIRST SEMESTER 2006 – 2007**  
**ESUC364 ANALOG ELECTRONICS**  
**QUIZ 1(CLOSED BOOK)**

**MAXIMUM MARKS: 10**  
**DATE: 12.10.06**

**SET I**


**WEIGHTAGE: 5%**  
**DURATION: 30 MINUTES**

1. Draw the symbol of an Instrumentation amplifier.
  
2. Define CMRR in OPAMP.
  
3. Draw the inverting integrator circuit using OPAMP and write the expression for output voltage.
  
4. Define Slew rate.
  
5. Find out the output voltage  $V_o$ .






6. Find the open circuit voltage across terminals a and b.



7. Find the value of  $V_0$ .



8. Draw the circuit diagram of current controlled voltage source using OPAMP.

9. Draw the symbol of an isolation amplifier.

10. Draw the voltage follower circuit and write the expression for the output voltage.